CorePlus HW clock requirement

Clavister CorePlus hardware compatibility guides and discussions.
Post Reply
Posts: 1
Joined: 04 May 2009, 08:30

CorePlus HW clock requirement

Post by LeifNielsen » 04 May 2009, 08:59


I was wondering if rules exits for the software version of the CorePlus that allows you to relate bandwidth to clock frequency on a Standard Pentium 4 processor PCs. I know it's a complex question dependent on bus speeds etc, but I guess You must have some general rules - especially when you build hardware for your marvolous bandwidth records.

I was thinking of two general rules for required clock speeds:
1/ Plain text throughput from a single WAN to a single LAN interface
2/ L2TP IPSEC throughput pr .tunnel

If a mathematical estimate formula exists I would like to hear about it and if similar formulas exists for the memory requirement, please also include those.

Thanks in advance

Posts: 30
Joined: 22 Apr 2008, 08:11
Location: Clavister HQ - Örnsköldsvik

Re: CorePlus HW clock requirement

Post by heol » 05 May 2009, 10:25

Hi Leif,

I'm sorry, but we don't have any mathematical rule to calculate performance.

The performance has to many dependency's to bus speeds, memory, network nic's, CPU speed and type etc. for a mathematical rule to work, we do our performance tests with IXIA traffic generators on the different hardware platforms to ensure that performance is according to specifications.

To give a value without knowing all affecting factors would be very risky.

Best Regards,


Post Reply